Control Microprocessor 
Buffer and Interface Logic Power Supply 
Cable Terminals 
  
  
real data À real coef. real data À imagin. coef. 
oF RTI oo. 
VT e.g 
AT ST 
VT ST 
OT ST 
AD SU 
NO QAR 
SRT I oO. 
SV SU 
QS "3 e. 
RT ST 
QT ST 
VT QT 
"SS &&,R 
  
imagin. data 3€ imagin. coef. imagin. data ¥ real coef. 
pop 5 Pip P a IT rand 
n 1 N ST nu: EEE n 
p. pr p pp p t PR P pv p p rif 
u .@ € € @ 4Q v 4 8. ee. OQ @ eC. V 
t e t e 
p P» 
  
  
—————————————— BÓ 
  
Fig. 4. Convolver rack layout. 
At their right hand side, the real pipelines are followed by a 
Driver or an Adder/Scaler Board. The Driver Board drives its corres- 
ponding pipeline result towards the associated Adder/Scaler Board. 
The latter adds/subtracts the results from its own pipeline to/from 
the Driver Board output, and selects 8 bits out of the 21-bit inter- 
nal addition/subtraction result. Thus both Adder/Scaler Boards output 
one of two bytes which represent the imaginary and real part of the 
final convolution result. 
The four pipelines and their surrounding logic are contained in 
the two lower storeys of the convolver rack. The upper third level is 
reserved for the power supply unit and to house additional logic, 
which is needed to integrate the convolver in an operational or test 
environment. In the current configuration, this includes: 
Double buffering of input and output data, to allow the convolver to 
operate at least temporarily with an independent clock speed, as well 
as the control logic to interface with the data transmitting resp. 
receiving units. 
A Control Microprocessor, to permit convolver testing, diagnostics 
and initialisation - e.g. loading of coefficients. 
408